SURFACE MOUNT PROCESS
  • Home
  • Articles
    • A GUIDE TO EFFECTIVE STENCIL DESIGN
    • SOLDER PASTE PRINTING PROCESS
    • SOLDER PASTE INSPECTION PROCESS
    • COMPONENT PLACEMENT PROCESS
    • REFLOW SOLDERING PROCESS
    • POST-REFLOW AOI PROCESS
    • THROUGH-HOLE ASSEMBLY - SELECTIVE SOLDERING
    • Cleaning 'No-Clean' flux residues and other contaminants
    • Environmental Protection - Conformal Coating
    • Hand soldering and rework of surface mount components to IPC class 3
  • FAQ
    • Solder paste handling
    • Type 3 or Type 4 Solder Paste
    • Cleaning a misprinted PCB
    • Solder Paste Quality Control
    • What factors affect solder paste transfer efficiency
    • What stencil thickness should be used?
    • What is the difference between aspect ratio and area ratio of stencil apertures?
    • What squeegee speed should be used?
    • What squeegee pressure should be used?
    • What the differences between 'on-contact' printing and 'gap' printing?
    • What separation speed to use in solder paste printing?
    • What are the benefits / challenges of using halogen-free solder paste?
    • What is the best stencil aperture shape for solder paste transfer efficiency?
    • PCB delamination during reflow
    • What are the different types of reflow profile?
    • ROSE (Resistivity of Solvent Extract) testing
    • How do you validate a PCBA cleaning process?
    • Why clean a pcba that has been soldered using no-clean flux
    • How do engineered cleaning fluids such as Zestron and Kyzen work
    • How do engineered cleaning fluids affect surface tension and wetting angle?
    • How does the pH level affect engineered cleaning fluids?
    • How do mixed-bed and carbon filters work in PCB cleaning systems?
    • What are the risks of using ultrasonics to clean PCBA's?
    • What are the differences between 'Water-soluble' and 'No-clean' flux?
    • What is the difference between ionic and non-ionic contamination?
    • What causes electrochemical migration (ECM)?
    • What are methods of masking before conformal coating?
    • How to apply conformal coating by brushing?
    • How to apply conformal coating using dipping?
    • How to apply conformal coating using spray/aerosol?
    • How do selective robots apply conformal coating?
    • What is the best method to dry/cure conformal coating?
    • What concerns are there when demasking?
    • What should be checked when inspecting after conformal coating?
    • How to check the adhesion of conformal coating?
    • Tape and Reel Packaging Standards
    • What is 'Package on Package' (POP)?
    • Stock control and component attrition
    • BOM Comparison Software
    • Comparison of SAC305 and SAC387 Lead-Free Solder Alloys
    • What is a 'Eutectic' solder alloy?
    • What does 'SMT' stand for?
    • What does the term voiding mean?
    • How is void percentage calculated?
    • How to reduce voids in QFN device ground connection?
    • Low temperature lead free solder paste
    • CAD EXTRACTION
    • How are PCB's manufactured?
    • What are the IPC standards that govern electronics manufacturing processes?
    • What are the differences between SMEMA and HERMES?
  • Contact
  • Store

What is 'Package on Package' (POP)?

Package on Package (PoP) is an advanced semiconductor packaging technology used in electronics manufacturing, especially in the design of integrated circuits (ICs) and microchips. PoP involves stacking one semiconductor package on top of another, allowing multiple chips to be vertically integrated within a single package. This technology is commonly used in mobile devices, such as smartphones and tablets, to achieve greater functionality and performance in a compact form factor.
Here are the key features and components of Package on Package (PoP):

  1. Two or More Packages: PoP involves the integration of two or more individual semiconductor packages. The packages can be of different types, such as a microcontroller, memory (e.g., DRAM or NAND flash), or other specialized ICs.
  2. Vertical Stacking: In PoP, one package is mounted directly on top of another, creating a vertical stack. The top package is usually smaller in size than the bottom package, allowing it to fit within the footprint of the larger package.
  3. Interconnection: To enable communication and data transfer between the stacked packages, a set of microbumps, solder balls, or other interconnects are used. These interconnects form the electrical connections between the chips.
  4. Space Efficiency: PoP technology offers significant space savings compared to traditional side-by-side packaging. It allows manufacturers to incorporate multiple ICs into a single device without increasing the overall footprint.
  5. Improved Performance: By stacking memory chips (e.g., DRAM) on top of a microcontroller or processor, PoP can lead to faster data access and improved system performance since the memory is physically closer to the processing unit.
  6. Modularity and Upgradability: PoP enables modularity in design, making it easier to upgrade or repair individual components. If one component (e.g., memory) fails, it can be replaced without replacing the entire package.
  7. Cooling Considerations: Thermal management is crucial in PoP designs, as stacking components can lead to increased heat generation. Adequate heat dissipation solutions, such as heat spreaders or heat sinks, are often integrated into PoP packages.
  8. Applications: PoP is commonly used in consumer electronics, such as smartphones, tablets, and gaming consoles. It allows manufacturers to maximize functionality and memory capacity within limited space constraints.

It's important to note that the specific implementation of PoP technology can vary depending on the manufacturer and the intended application. PoP designs can range from a simple two-chip stack to more complex configurations with multiple layers and a variety of IC types. Additionally, PoP technology is continually evolving to meet the demands of smaller and more powerful electronic devices.
© COPYRIGHT 2015. ALL RIGHTS RESERVED.